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1571 ABSTRACT 
A flexible reference voltage circuit includes a circuit for 
producing a first digital signal representative of a range 
of reference voltage levels; a circuit for producing a 
second digital signal representative of a selected refer- 
ence voltage level within the range of reference voltage 
levels; an adder for adding the first and second digital 
signals to produce a third digital signal; and a digital to 
analog converter for providing an output voltage in 
response to the third digital signal. The method of pro- 
ducing a flexible reference voltage performed by the 
circuit is also claimed. The invention can be used with 
a differential protection circuit to provide a series of trip 
level ranges, with a series of selectable trip levels in 
each range. This is accomplished in a high accuracy 
circuit which is relatively simple to construct, thereby 
minimizing size and complexity of the current sensor 
module, in differential protection applications, or the 
circuitry, if used in a power system controller. Standard 
digital logic components can be used to perform the 
necessary rangeflevel decoding. 
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drawing, wherein the sole Figure is a schematic dia- 
gram of the flexible reference circuit constructed in 
accordance with the preferred embodiment thereof. 
DESCRIPTION OF THE PREFERRED STATEMENT OF GOVERNMENT INTEREST 5 
EMBODIMENT 
The invention described herein was made in the per- 
formance of work under a subcontract based on NASA k a schematic diagram Of the 
Prime Contract No. N~s-3-25078 and is subject to the flexible reference Circuit constructed in accordance 
provisions of Section 305 of the National Aeronautics with the Preferred m~bodiment of the invention. 
and Space Act of 1958, as amended (42 U.S.C. 2457). 10 Switches S1, S2 and s 3  are used in combination with 
resistors R1, R2 and R3 to produce a first (or range) 
BACKGROUND OF THE INVENTION digital signal which serves as a first input signal to a 
This invention relates to electronic circuits and, more 4-bit binary adder 10, on lines 12, 14 and 16. A second 
particularly, to such circuits which provide a selectable (or level) digital data signal on lines 18,20 and 22 serves 
output voltage. l5 as a second input signal to the binary adder 10. Adder 
In differential fault protection circuits of DC power combines the first and second digital data signals to 
systems, a reference voltage is required to define differ- produce a third digital data signal on lines 24,26,28 and 
entia1 protection trip current levels. When developing 30. The third digital data signal is delivered to a digital- 
laboratory versions of differential protection circuits, to-analog converter 32 which produces a selectable 
for safety reasons it is preferable to use the lowest possi- 2o reference voltage level on its output 34 in response to 
ble differential protection trip levels, while a desire to the third digital data signal. Reistors R4, R5, R6, R7, 
avoid nuisance differential protection tripping in the R8, m, R10 and R11 and capacitors C1, C2, and C4 
power distribution system requires higher limits to form a filter network 36. 
avoid tripping due to noise and normal transients. Trip Optical isolators 38, 39 and 40 receive a command 
level adjustments may be made manually during initial 25 signal on lines 4 2 , ~  and 46, which may be connected to 
system checks and via external Programming Per- a data bus, and produce a fourth digital signal on lines 
48, 50 and 52. A pair of manual switches S4 and S5 are formed under computer control. 
ranges is required in addition to a series of selectable duce a pair of binary control signals on lines % and 56. trip levels to cover a wide variety of system characteris- 30 Manual switches s6, s, and s8 are used in combination 
tics and fault current magnitudes. It is therefore desir- with resistors R14, R15 and R16 to produce a fifth 
differential protection trip levels in DC differential receives the fourth and fifth digital data signals and 
35 produces the second digital data signal on lines 18, 20 protection modules. 
SUMMARY OF THE INVENTION and 22. 
CIRCUIT AND METHOD FOR PRODUCING A 
FLEXIBLE REFERENCE VOLTAGE 
The sing1e 
Because Of system complexity, a series Of trip level used in combination with resistors R12 and R13 to pro- 
to provide Some method Of adjusting the digital signal on lines 58, 60 and 62. A data selector 64 
Flexible reference voltage circuits constructed in 
accordance with this invention include means for pro- 
ducing a first digital signal representative of a range of 
reference voltage levels; means for producing a second 
digital signal representative of a selected reference volt- 
age level within said range of reference voltage levels; 
an adder for adding the first and second digital signals 
to produce a third digital signal; and a digital to analog 
converter for providing an output voltage in response 
to the third digital signal. In the preferred embodiment, 
the means for producing the second digital signal may 
include a data selector circuit connected such that the 
40 
45 
The circuit shown in the FIGURE uses standard 
logic components to perform the necessary rangeflevel 
decoding and uses a low cost analog-to-digital con- 
verter to produce the required voltage reference signal. 
The digital rangeflevel encoder (circuits 10, 64 and 
associated components) requires no precision resistors 
or analog voltage sensing to interpret the desired range 
and level. The digital-to-analog converter is the only 
component with any significant temperature sensitivity 
and that can be controlled by part selection or standard 
compensation techniques. The reference voltage is gen- 
erated in discrete steps and the offset between adjacent 
second digital signal may be selected from: a fourth ranges is equal to one level step. 
digital signal, a fifth digital signal, a predetermined 50 The digital-to-analog converter 32 is connected for a 
digital signal, or an exclusive NOR combination of the continuous output proportional to the binary signal on 
fourth and fifth digital signals. its inputs @BO-DB7). It provides, in discrete steps, the 
The circuits of this invention provide a series of trip analog reference output based on the binary code at its 
level ranges, with a series of selectable trip levels in input. Each voltage output represents a specific range/- 
each range. This is accomplished in a high accuracy 55 level combination. The separation between these dis- 
circuit which is relatively simple to construct, thereby crete voltage steps is determined by how many of the 
minimizing size and complexity of the current Sensor lower bits @BO-DB3 of circuit 32) are grounded. For 
module, in differential protection applications, or the the digital-to-analog converter used in the preferred 
circuitry, if used in a power system controller. Standard embodiment, each count represents approximately 39 
digital logic components can be used to perform the 60 mV allowing a separation of from 39 to 585 mV depend- 
necessary range/level decoding. This invention encom- ing on how many and which inputs of the digital-to- 
passes both the above described circuits, and the analog converter are used for converting the range/- 
method of producing a flexible reference voltage per- level data. A discrete separation of 312 mV between the 
formed by those circuits. different reference voltage outputs has been demon- 
The input of the digital-to-analog converter is a four BRIEF DESCRIPTION O F  THE DRAWING 
The invention will be more readily apparent to those bit digital signal (nibble) filtered and scaled by circuit 36 




analog converter in the preferred embodiment. The 
capacitive filtering prevents any signal bounce or noise 
generated by the changing input signals from reaching 
the digital-to-analog converter output. 
The four bit nibble is generated by adder 10, which 5 
performs two functions. First, it performs a binary add 
of the incoming level code and selected range value 
from switches S1, S2 and S3. Second, it allows an initial 
offset to be added to the sum of the range and level 
codes. The CINinput adder 10 is a “Carry In” signal and 10 
adds a binary one to the adder’s output if it is tied to its 
active logic level. This feature allows the reference 
output to be one discrete step above zero volts for a 
range and level code of zero. Disabling the “Carry In” 
input allows a zero setting on both the range and level 15 
inputs to produce a zero reference voltage at the output. 
Because of a desire to provide both a remotely pro- 
grammable level select and an internal, manual adjust- 
ment of the reference level, a four bit, two channel data 
selector 64 was used to select the source of the level 20 
information. This device contains several operating 
modes which prove useful in the flexible voltage refer- 
ence circuit. When the A and B inputs of circuit 64 are 
both low, the output to the binary adder is forced to 
zero thereby ordering the lowest reference level regard- 25 
less of the input values. If A is high and B is low, then 
the “X” inputs are gated to the adder to allow an exter- 
nal source to set the reference level. Alternatively, if A 
is low and B is high, then the “Y” inputs and a second, 
different source can set the reference voltage level. 30 
Lastly, if both A and are high, then an exclusive NOR 
logic operation is performed between the and G‘y, 
inputs. If one of the inputs, either “X” or “Y”, is set to 
zero, then the value sent to the adder circuit will be the 
used to change a normal power-on-default from, for 
example, a minimum reference level to a maximum 
reference voltage level with two control bits. 
This invention also encompasses a method of produc- 
ing a flexible reference voltage, comprising the steps of: 40 
producing a first digital signal representative of a range 
of reference voltage levels; producing a second digital 
signal representative of a selected reference voltage 
level within said range of reference voltage levels; add- 
ing the first digital and second digital signals to produce 45 
a third digital signal; and converting the third digital 
signal to an analog output voltage. 
The invention provides a circuit which provides a 
precise reference voltage which can be controlled ex- 
ternally from one or two sources and in several modes 50 
of operation. The circuit uses standard logic and analog 
components to provide an analog reference voltage 
variable in discrete steps. The preferred embodiment 
circuit has a low component count and provides a pre- 
cise reference voltage independent of temperature and 55 
passive component tolerances. It allows for separate 
control of output voltage level and the range of levels. 
A large number of discrete analog steps are controlled 
by digital signals compatible with manual switches, 
connector jumpers, or microcontrollers. Digital logic is 60 
easily reduced through current integration techniques. 
Although the present invention has been described in 
terms of its preferred embodiment. It will be apparent to 
those skilled in the art that various changes may be 
made without departing from the scope of the inven- 65 
tion. For example, the opto-couplers 38 and 40 are just 
one example of a data source as are the manual switches 
S1-S8. These devices can easily be replaced by compat- 
ible iogic circuits, a microcontroller, or jumpers hard 
wired into an external connector. It is therefore in- 
tended that the appended claims cover such changes. 
I claim: 
1. A flexible reference voltage circuit comprising: 
means for producing a first digital signal having a 
plurality of binary bits corresponding to a binary 
number value, said binary number value of said 
first digital signal being representative of a range of 
reference voltage levels; 
means for producing a second digital signal having a 
plurality of binary bits corresponding to a binary 
number value, said binary number value of said 
second digital signal being representative of a se- 
lected reference voltage level said range of 
reference voltage levels; 
first and second digital sig- 
nals to produce a third digital signal, said third 
digital signal having a plurality of digital bits corre- 
spending to a binary number value, said binary 
number value being the sum of the binary number 
values of said first and second digital signals; and 
a digital to analog converter for providing an output 
voltage corresponding to said third digital signal. 
2. A flexible reference voltage circuit, as recited in 
means for filtering said third digital signal. 
3. A flexible reference voltage circuit, as recited in 
for producing a second 
digital signal representative of a selected reference volt- 
age level within said range of reference voltage levels 
comprises: 
a data selector circuit having a first input for receiv- 
ing a fifth digital signal, first and second control 
inputs, and an output for producing said second 
digital signal in response to said fourth and fifth 
digital signals. 
4. A flexible reference voltage circuit, as recited in 
3, wherein 
said S2cond digital signal is equal to one of; said 
fourth digital signal, said fifth digital signal, a pre- 
determined digital signal, or an exclusive NOR 
combination of said fourth and fifth digital signals. 
5. A flexible reference Voltage Circuit, aS recited in 
said third signal is determined by adding a binary one 
to the sum of said first and second digital signals. 
6. A method of Producing a flexible reference volt- 
Producing a first digital Signal having a Plurality of 
binary bits corresponding to a binary number 
value, said binary number value of said first digital 
Signal being representative of a range of reference 
voltage levels; 
producing a second digital signal having a plurality of 
binary bits corresponding to a binary number 
value, said binary number value of said second 
digital signal being representative of a selected 
reference voltage level within said range of refer- 
ence voltage levels; 
adding said first and second digital signals to produce 
a third digital signal, said third digital signal having 
a plurality of digital bits corresponding to a binary 
number value, said binary number value being the 
sum of the binary number values of said first and 
second digital signals; and 
an added for adding 
claim 1, further comprising: 
19 wherein said 
complement of the value on the other input. This can be 35 ing a fourth digita1 a second input for receiv- 
claim 1, wherein 




converting said third digital signal to an analog out- 
put voltage corresponding to said third digital sig- 
nal. 
said second digital signal is equal to one of; a fourth 
digital signal, a fifth digital signal, a predetermined 
digital signal, or an exclusive NOR combination of 
said fourth and fifth digital signals. 7' A method Of producing a reference 5 9. A method of producing a flexible reference volt- 
age, as recited in claim 6, further comprising the step of: 
filtering said third digital signal. 
8. A method of producing a flexible reference volt- 
age, as recited in claim 6, wherein: 
age, as recited in claim 6, wherein 
said third signal is determined by adding a binary one 
to the sum of said first and second digital signals. * * * * *  
10 
15 
20 
25 
30 
35 
40 
45 
50 
55 
60 
65 
